Is there a way to implement 6x64 decoder in verilog WITHOUT 2 by 4 and 3 by 8?

Are you sure you want to hide this comment? It will become hidden in your post, but will still be visible via the comment's permalink.

Confirm